The VLSI electronic circu it designs have steadily grown in their capacity and complexity through the years. MOSIS fabrication services provide test data that designers can used to simu lat e their circu it designs. The provided test results are ext racted fro m various lot wafers and BSIM 3 or BSIM4 model card parameters in addition to technology parameters are provided. It may be cumberso me to ensure design functionality over the wide range of model set of parameters. In this paper, it is proposed to utilize the average model parameters to validate circuit design functionality. It can be shown through device characterization and simp le circuit simu lations that the average model parameters can provide a good representation of the wide range of supplied model parameters. This is specially attractive for students of circuit design classes where classroom and graduate research work were computing resources are limited. Utilizing average model paramet ers alleviate the need to run simulations over the large set of models fro m the fabricat ion facility.
I. INTRODUCTION
The VLSI electronic circuit designs have steadily grown in their capacity and complexity through the years. The circuit simulat ion based on technology test data is a core capability to ensure quality and functionality of circuit design. Established circuit design companies are well equipped with commercial and proprietary CM OS models. However, for educational institutes specially in developing countries the needs are massive. Circu it design students will have access to only published or granted set of CMOS device parameter models. One examp le provider of circuit manufacturing and model parameters is the MOSIS Integrated Circu it Fabrication Service [1] . M OSIS portal online site provides access to SPICE model parameter sets extracted through testing shuttles. The ability to enable circuit simu lation as part of circuit design capability is crit ical to the whole circuit design and automation flow as desicribed by Osman et. al. with focus on developing country higher education institutes [2] .
For teaching purposes, it is normal that a semiconductor modeling or circu it design class would require students to perform simu lations using various circuit simu lator tools. More advanced classes or project work would require class to complete circuit design projects going over steps of designing the circuitry, validating functionality, and in certain cases submit design for fabrication and test circuit performance post design and fabrication. Such task list would constitute the normal set of requirements for graduate level of research work.
The focus of this work is to scheme an approach that would enhance simulat ion capability for circu it design educational projects by extracting fewer set of model parameters to be used for design validity check. The approach would list technical steps to be followed to reach the minimu m required parameter set that would enable circuit testing over the valid technology spectrum. It is also expected to enhance the simu lation by providing a fewer set of model parameters needed for simu lations by student and instructors. This approach is expected to lead to faster turn around time for school projects to complete and with more confidence on circuit simulations. Moreover, the approach would be attractive to educational firms where less number of simu lations would be needed on these student projects, hence, better use of limited computational resources available to developing countries standard educational institutes.
The proposed approach will be described and detailed in the following sections. It will also be run over a set of MOSIS CMOS model parameters on various technologies.
II. DESCRIPTION OF MOSIS TEST RESULTS AND SPICE PARAMETERS
An examp le of fabrication services is provided by MOSIS Integrated Circuit Fabricat ion Service [1] which has a protal site that lists various test results extracted fro m many fabricat ion processes supplied to enable test chip designers fro m education institutes with circuit simu lations.
For this work, a list of test parameters were copied fro m MOSIS portal for processes 0.5um, 0.35u m, 0.25u m, 0.18u m, and 0.13u m. Model card were provided on level 49 BSIM 3 wh ich is level 7 when using PSPICE circu it simu lator. Test results reported in this paper are from the 0.13u m technology with a total of 140 NMOS device model cards, and 140 PMOS model cards. 
III. SIMULATION MODEL PARAMETERS PREPARATION STEPS
To validate circuit design functionality, one would need to run simulations using all of the reported models and ensure functionality is falling within required specifications. For example, if one uses the 0.13u m fro m M OSIS portal, a 140 NM OS and PMOS model cards would be used to run circuit simu lations and ensure functioanlity for all of the model cards. Th is pose a real challange to simu late circuit functionality and would require an abundance of resources to accomplish.
It is imperative to scheme a method to reduce required simulation runs without sacrificing circuit functionality. The fo llo wing steps are proposed to tackle such challenge and enable designers to test functionality over the wide range of models provided by test data: The average model parameters are computed and listed in the model card with label CM OSA VG as shown in Fig. 6 . These model card are used with PSPICE circuit simulator for testing and analysis and the model parameter LEVEL is set to 7 as required by the simu lator.
IV. SIMULATION AND ANALYSIS
To validate the extracted Min, Max, and Avgerge model cards accuracy and suitablity for circuit design and function testing, an experiment is devised with the follo wing details: Vds=2.5V 0.13um Tech NMOS
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Simple Inverter Simul ati ons
A simple inverter is constructed using a PMOS device with (1u/0.13u ) and NMOS device with (0.5u/0.13u) sizes. The netlist of such inverter is shown in Fig. 11 
V. CONCLUSIONS
Circuit simulat ions of single devices and simp le circuits are performed using spice models downloaded from M OSIS fabricat ion services portal site. Several technology models were experimented with. To reduce the number of simu lations required, it is found that user can produce an average model card by averaging the model parameters of all device model avaliab le. Similarly, min mu m and maximu m model cards can e produced using the MIN and MAX functions of tabular data. In this work, a total of 140 models for NMOS and PMOS devices fro m 0.13u m Technology were available for simulat ions. The model cards were used to simu late NM OS and PMOS device characteristics in the linear region, and saturation regions. Additionally, the single device gate transconductance, and drain conductance are also tested. It was found that the average model card produces results that closely represent sample model cards. To further test validity of using average model, an inverter circuit is simulated for DC 
